# Yuanlong Li

Ph.D. Candidate

RESEARCH INTERESTS

yuanlong.li@epfl.ch http://yuanlong.li +41 078-938-38-50

I am broadly interested in systems and cross-stack research problems in modern, large-scale datacenters. More specifically, my research focuses on designing high-performance and secure Function-as-a-Service (FaaS) systems in datacenters. I am one of the main PhD students in the Intel-funded project Midgard.

#### **EDUCATION**

# • École Polytechnique Fédérale de Lausanne (EPFL)

09/2020 - Present

- o Doctor of Philosophy in Computer Science
- o Advisor: Prof. Babak Falsafi

### • Harbin Institute of Technology (HIT)

09/2014 - 07/2016

- Master of Science in Particle and Nuclear Physics
- o Advisor: Prof. Jingbo Zhang

# • Harbin Institute of Technology (HIT)

09/2010 - 07/2014

- Bachelor of Engineering in Electronics Engineering
- o Advisor: Prof. Fangfa Fu

#### **PUBLICATIONS**

### • Single-Address-Space FaaS with Jord

ISCA '25

- Rearchitecting FaaS with a single-address-space design
- o Y. Li, A. Bhattacharyya, M. Kumar, A. Bhattacharjee, Y. Etsion, B. Falsafi, S. Kashyap, and M. Payer

### • Imprecise Store Exceptions

ISCA '23

- Handling exceptions generated by logic embedded in the cache/memory hierarchy
- o S. Gupta\*, Y. Li\*, Q. Kang, A. Bhattacharjee, B. Falsafi, Y. Oh, and M. Paver

### • SecureCells: A Secure Compartmentalized Architecture

IEEE S&P'23

- o Compartmentalization with ns-scale operations using hardware support
- o A. Bhattacharyya, F. Hofhammer, Y. Li, S. Gupta, A. Sanchez, B. Falsafi, and M. Payer

#### • QFlex 3.0: Fast and Accurate ARM Server Simulation

AGPC'25

- The next version of QFlex simulator with sampling methodology
- o S. Lin, A. Ansari, A. Chakraborty, B. Eryilmaz, Y. Li, M. Alian, and B. Falsafi

# • Rethinking IOMMU for Future IO Devices

YArch'25

- Eliminating address translation overheads from IO
- o M. Kumar, Y. Li, Y. Etsion, A. Bhattacharjee, A. Basu, B. Falsafi, S. Kashyap, and M. Payer

# Awards

| • EPFL EDIC fellowship                      | 2020 |
|---|------|
| • Graduate First-class Academic Scholarship | 2015 |
| • National Encouragement Scholarship        | 2013 |
| National Encouragement Scholarship          | 2011 |

 $Yuanlong\ Li\ -\ CV$  yuanlong.li@epfl.ch

### Work Experience

### • SiFive China, Inc.

02/2020 - 09/2020

- o Senior Engineer
- o Designer of Load/Store Unit (LSU) and L2 cache controller (L2C) of SiFive China's first server CPU

### • Arm China, Inc.

05/2019 - 01/2020

- $\circ$  Engineer
- Designer of the cryptographic co-processor for ARMv8-M CPUs

### • Unisoc, Inc.

07/2016 - 05/2019

- Advanced Senior ASIC Design Engineer
- o Designer of L1/L2 TLBs of Unisoc's second CPU
- Full-system verification and post-silicon validation of Unisoc's CPUs

#### TEACHING EXPERIENCE

• Parallelism and Concurrency in Software

Prof. Arkaprava Basu and Prof. Babak Falsafi

• Introduction to Multiprocessor Architecture

Prof. Babak Falsafi

• Computer Architecture

Dr. Mirjana Stojilovic

#### PROJECTS

### • QFlex

- https://github.com/parsa-epfl/qflex
- A family of quick, accurate, and flexible simulators of multi-node computer systems built on QEMU/Flexus

# • SecureCells on RocketChip

- https://github.com/HexHive/seccell-rocket
- Hardware implementation of SecureCells on RocketChip

### Midgard

- o https://github.com/goshuh/midgard
- Hardware implementation of Midgard/Jord

# • Midgard on OpenXiangShan

- o https://github.com/goshuh/midgard\_xiangshan
- o Integration of Midgard/Jord and OpenXiangShan

### • Midgard Linux

- https://github.com/parsa-epfl/midgard\_linux
- Linux port of Midgard/Jord

# • XiangShan over FireSim

- https://github.com/parsa-epfl/xsofs
- o Running OpenXiangShan over FireSim